

INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD

Abstract of the Disclosure

Structures and methods for DEAPROM memory with low tunnel barrier
5 intergate insulators are provided. The DEAPROM memory includes a first
source/drain region and a second source/drain region separated by a channel region
in a substrate. A floating gate opposes the channel region and is separated therefrom
by a gate oxide. A control gate opposes the floating gate. The control gate is
separated from the floating gate by a low tunnel barrier intergate insulator having a
10 tunnel barrier of less than 1.5 eV. The low tunnel barrier intergate insulator includes
a metal oxide insulator selected from the group consisting of NiO, Al₂O₃, Ta₂O₅,
TiO₂, ZrO₂, Nb₂O₅, Y₂O₃, Gd₂O₃, SrBi₂Ta₂O₃, SrTiO₃, PbTiO₃, and PbZrO₃. The
floating gate includes a polysilicon floating gate having a metal layer formed thereon
in contact with the low tunnel barrier intergate insulator. And, the control gate
15 includes a polysilicon control gate having a metal layer formed thereon in contact
with the low tunnel barrier intergate insulator.